Regviz

Cypress Semiconductor /psoc63 /SMARTIO /PRT[7] /SYNC_CTL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYNC_CTL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Cypress Semiconductor/psoc63/SMARTIO/PRT[1]/SYNC_CTL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0IO_SYNC_EN0CHIP_SYNC_EN

Description

Synchronization control register

Fields

IO_SYNC_EN

Synchronization of the IO pin input signals to ‘clk_fabric’, one bit for each IO pin: IO_SYNC_EN[i] is for IO pin i. ‘0’: No synchronization. ‘1’: Synchronization.
CHIP_SYNC_EN

Synchronization of the chip input signals to ‘clk_fabric’, one bit for each input: CHIP_SYNC_EN[i] is for input i. ‘0’: No synchronization. ‘1’: Synchronization.

Links

()

Register License

Copyright 2016-2018 Cypress Semiconductor Corporation \n Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License.
You may obtain a copy of the License at \n
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and
limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data